[文档]. Xilinx - 编写有效的Testbenches.[ModelSim]
0赞
发表于 2010/9/14 上午11:54:48
阅读（11221）
This application note is written for logic designers who are new to HDL verification flows, and who do not have extensive testbench-writing experience.
