VHDL实现边沿检测技术
libraryIEEE;useIEEE.STD_LOGIC_1164.ALL;useIEEE.STD_LOGIC_ARITH.ALL;useIEEE.STD_LOGIC_UNSIGNED.ALL;entitytriggerisPort(clk:inSTD_LOGIC;rst:inSTD_LOGIC;&nbs
发表于 10/31/2012 3:49:28 PM
阅读（4393）
