Verilog testbench总结
时钟--------------------------------------------------------------------------------parameterClockPeriod=10;initialbeginforeverClock=#(ClockPeriod/2)~Clock;end--------------------------------------------------------------------------------initialbegi
发表于 2014/6/4 19:28:25
阅读（3463）
