Verilog testbench总结
时钟--------------------------------------------------------------------------------parameterClockPeriod=10;initialbeginforeverClock=#(ClockPeriod/2)~Clock;end--------------------------------------------------------------------------------initialbegi
发表于 6/4/2014 7:28:25 PM
阅读（4872）
